INTRODUCTION
Multi-level converters are typically applied for medium voltage (MV) and high voltage (HV) high power applications. Commercial multi-level converter products have been demonstrated for high voltage DC (HVDC) transmission [1] , ship propulsion and generation [2] , train traction [3] , high power wind energy conversion [4] , and medical resonance imaging (MRI) [5] , etc. The most popular circuit topologies for these multi-level converters include the neutral point clamp topology and modular multi-level converters (MMCs), etc. MMCs have identical units, called submodules, stacked on top of each other to increase the system voltage rating. The modular structure keeps the manufacturing of the converters simple and the control for each submodule is also similar. MMCs are considered as the next generation DC/AC converters for MV/HV variable speed drive applications due to their transform-less structures, high efficiency, and modularity [6] [7] [8] [9] [10] [11] [12] [13] [14] .
Failures of switching devices can be classified into shortcircuit faults and open-circuit faults. The short-circuit faults are the highest priority faults as the system needs to be shut down immediately to prevent over current. In this paper,
single-submodule open-circuit faults are investigated. Over the past decade, many open-circuit fault diagnostic methods have been proposed and investigated for MMC applications using model-based, signal-based and AI-based methods. Shao proposed a submodule fault detection and localization method based on a sliding-mode observer, which compares the estimated state variables with the measured ones [15, 16] . This method is able to detect the fault with high accuracy, but it has higher requirement on the controller due to the heavy computation load of the model. Li in [17] and Hu in [18] reported similar methods to detect the fault using a state observer and the characteristics of the fault behaviors of MMC. Xu in [19] , Sen in [20] , Yang in [21] , and Ghazanfari in [22] detected and located open-circuit faults using model computation. The model computation method also has the drawbacks of heavy computational load for the microcontrollers. Several other fault diagnosis papers propose the fault detection and localization method by adding additional hardware and analyzing the frequency behavior of the output voltages [23] [24] [25] [26] [27] [28] [29] [30] [31] . AI-based techniques for fault diagnosis are also implemented in machine drive applications [32] [33] [34] [35] [36] . Khomfoi in [37, 38] proposed a fault detection method using neural network algorithm for multilevel converters. Kiranyaz in [39] proposed a real-time submodule open-circuit fault detection and identification using ANN algorithm.
Compared to model-based and signal processing-based fault diagnosis methods, AI techniques don't require any mathematical models, offer extra degree of freedom to solve a nonlinear problem, and can improve the accuracy and stability with more training data from increased number of the experiments. AI-based algorithms can be widely used in power electronics and drive systems because of advanced development of microcontroller systems and the capability of big data processing techniques.
There are several different ways to implement the ANN algorithm. Two main approaches including software-based such as Matlab, Python, and hardware-based such as digital signal processors (DSPs), graphical processing units (GPUs), and field programmable gate arrays (FPGAs). Li in [40] proposes a coordinate rotation digital computer algorithm to realize the ANN algorithm in FPGAs. A basic ANN algorithm is also implemented in FPGAs [41] . Other FPGA implementations of ANN can be also found in [42] [43] [44] . The parallel structure of FPGAs makes themselves as good advantages to implement the ANN algorithm, which can finish the computation in a very short time. Therefore, hardwarebased ANNs have more advantages than that of softwarebased.
The contributions of his paper are to develop a submodule open-circuit fault diagnosis including fault detection and localization methods using artificial neural network (ANN) classification algorithms, and use the experimental test to verify the proposed methods. The ANN method only take account into the single-submodule open-circuit fault scenario. Multiple submodule open-circuit faults are not considered in this paper. This paper is organized as follows: Section II reviews the circuit and basic equations of MMCs. Section III presents the characteristics of submodule open-circuit fault of MMCs. Section IV introduces the principle of submodule open-circuit fault diagnosis based on ANN algorithms. The details of implementing the ANN into FPGA and ANN parameters training are also discussed in this section. Section V presents experimental test results to verify the proposed algorithm using a three-phase load.
II.
RIVEW OF MMC CIRCUIT AND MODELING Fig.1 shows a three-phase MMC inverter connected to an RL load. This MMC circuit consists of two arms per phase leg, called the upper and lower arms. Each arm includes N identical submodules in series and an inductor called the arm inductor. The purpose of the arm inductor is to suppress the high-frequency components in the arm current. The commonly used submodule topologies include the half-bridge or choppercell, the full-bridge or bridge-cell, the unidirectional cell, the clamp-double circuit, the three-level converter circuit, and the five-level cross-connected circuit. The most popular submodule topologies are the full-bridge and half-bridge structures. The MMC in this work is based on the half-bridge topology using two switches, which results in a lower number of components and higher efficiency for the MMC compared to other topologies. 2 shows the half-bridge submodule structure and its three operation conditions. The two switches of each submodule are a complimentary pair. The output voltage of a submodule, vx, is either equal to its capacitor voltage vC or zero. In state 1, the top switch is on and the bottom switch is off. In this case, the output voltage of the submodule, vx, is equal to the capacitor voltage vC. In state 2, the top switch is off and the bottom switch is on. In this case, the submodule is shorted, and the output voltage is zero. State 1 is called the inserted state as the submodule capacitor voltage contributes to the output of this entire phase leg. State 2 is the bypassed mode as the submodule allows current to flow through without providing any voltage to the output. The dead-time state occurs between states 1 and 2 when both switches are off and the output voltage of the submodule depends on the direction of the current. The positive direction of the submodule current is defined in Fig. 2 . During dead-time, the submodule output voltage equals the capacitor voltage for positive current and zero for negative current.
Dead-time The MMC of this work is for 4.16-kV industrial drive applications. Six 1.7-kV SiC MOSFETs are used for each arm considering the voltage requirement and the commercially available SiC power electronic device products during the design phase.
In a three-phase MMC system, the upper and lower arm currents of phase j, where j = a, b, c, can be expressed as:
where icirc,j represents the circulating current within the phase j, ij is the phase j output current, and idc is the DC link current. The circulating current, based on (11) and (12), is given by:
The phase output current can be calculated based on (1) and (2):
The output voltage vo of any phase can be expressed by subtracting (7) from (6):
where vcp,j and vcn,j are the individual submodule capacitor voltages of the upper and lower arms. np,j and nn,j are the number of inserted submodules of the upper and lower arms.
It can be seen from (5) that the output voltage is related to the voltage difference between the upper and lower arms, the arm inductance, and the output current. Eq. (6) 
. = + .
III.
SINGLE-SUBMODULE OPEN-CIRCUIT FAULT CHARACTERISTICS
A submodule in the MMC may experience various types of faults. There are two types of switching device faults, i.e. short-circuit and open-circuit faults, which can be considered in practical applications and hardware implementations. Since the short-circuit fault detection and protection is normally integrated into the gate driver circuit, only submodule with switching device open-circuit faults is discussed in this research proposal. Fig. 3 In order to have a better and more clear understand of the voltage and current value when the submodule is operating at normal operation, type I fault, type II fault, and type III fault conditions, Table I -IV show the current path and output voltage of the submodule based on the Fig. 3 . During the normal operation, both devices are healthy, and the output voltage vx of the submodule will be:
In type I condition, when the arm current is greater than 0, the submodule is working normally. The current flows through the diode D1 and the capacitor when the switching signal is 1, while it flows through the bottom switch S2 when the switching signal is 0. When the arm current is less than 0 and the switching signal is 1, the arm current is forced to go through D2 instead of the capacitor and S1. Hence, the submodule voltage is equal to 0 under this condition and the submodule voltage can be described as
In type II bottom device fault condition, when the arm current is greater than 0 and the switching signal is 0, it is forced to circulate through D1 and the capacitor instead of S2. Hence, the submodule voltage is equal to the capacitor voltage vC. Therefore, the submodule voltage can be expressed as
For type III both device fault condition, since all the switches are failure, the arm current can only be conducted through the diodes. In this case, the submodule voltage is
In general, from (9) to (11), the submodule with switching device open-circuit faults results in capacitor over-voltage problems. The capacitor voltages of the failure submodules are always higher than those in the healthy submodules. The open-circuit can lead to malfunction and safety of the entire MMC system. Hence, it is significant to detect and locate the fault as soon as possible so that the fault tolerant operation can be activated on time. In order to analyze the capacitor voltage waveforms by using ANN algorithm, all the failure module capacitor voltage waveforms are extracted and treated as the inputs of the ANN.
These sampled failure voltage data will be the input and the ANN algorithm can determine the fault types based on the patterns of these waveforms. The details of the proposed algorithm will be introduced in the next section. The fault detector samples all the submodule capacitor voltages for a period of time. In this paper, 36 submodules are used in the MMC configuration with 6 submodules of each arm. The fault detector reads all the capacitor voltage data and will determine if there is a fault or not. Based on the discussion of the failure submodule capacitor voltage characteristics, the faulted submodule capacitor voltage is higher than that of the healthy submodules. The ANN algorithm for single-submodule open-circuit fault detection and localization is presented in Fig. 7 . The whole thing is implemented in FPGA by using IEEE 754 single-precision 32-bit floating point multiplications and additions. The input sampled capacitor voltage data will be saved as a n×1 vector, where n can be defined by user or system requirements. Two layers are used for the neural networks. Hence, two matrices of parameters Θ1 and Θ2 are used for the calculations. These two matrices are optimized by training offline through optimizing the cost function in Matlab, which is shown in Fig. 8 . The failure submodule capacitor voltage data is stored and applied as the input of the data training. Back propagation algorithm is used to calculate the optimal value of the neuron weight matrices and achieve the minimum value of the cost function J(Θ). The logic sigmoid function is used to generate a normalized result between 0 and 1, where the input is the multiplication of the data matrix and the parameter matrix. The first layer of the ANN is the sigmoid function of the input data matrix X and neuron weight Θ1, which generates the middle layer matrix a(m×1). The output layer hΘ(k×1) is generated by applying the similar function of the first layer. At the end, for the application in this paper, k is defined as 3, due to the three types of the submodule open-circuit faults. The output vector of the ANN will be a 3×1 matrix containing the probability of each fault type. The maximum value of the matrix corresponds to the estimation of the fault types. As shown in Fig. 7 , P1 represents the probability of fault type I, P2 is the probability of fault type II, and P3 is fault III. However, in the real-time application in the experiment, type II and III cause similar failure submodule capacitor voltage waveforms as shown in Fig. 4 . The ANN training finds a difficulty to distinguish the difference between fault II and III. Only type I of the singlesubmodule open-circuit fault can be solved and proceed to the reconfiguration control by passing the failure submodule. Therefore, ANN combines type II and III to a same class. The output vector of the ANN will be a 2×1 matrix. (2) a2 (2) am (2) hΘ1 hΘk The standard way to implement the logic sigmoid function in FPGA is using a look-up-table (LUT) since the sigmoid function is a non-linear function so that it can reduce the usage of logic elements of the hardware. Another method to simplify the process of the sigmoid function is linearizing the function. Fig. 9 below shows the original sigmoid function and the linearized sigmoid function. The architecture of ANN process in FPGA is presented in Fig. 10 
IV. PRINCIPLE OF SINGLE-SUBMODULE OPEN-CIRCUIT FAULT DIAGNOSIS USING
X=[x1 x2 x3 x4 … xn] n×1 vector = 1 1 + = 1 1 + Θ1= [Θ11 Θ12 Θ13 Θ14 … Θmn] m×n matrix Θ2= [Θ11 Θ12 Θ13 Θ14 … Θkm] k×m matrix
V. EXPERIMENTAL VERIFICATIONS
Experimental tests on a three-phase MMC with a threephase RL load have been done to verify the proposed opencircuit fault diagnosis algorithm. The experimental tests were done on a 1-MVA 7-kV 7-level three-phase MMC drive system using 1.7-kV, 250-A SiC MOSFETs. The power and voltage ratings are based on the system requirements of an ongoing project in our research center. The objective of the project is to demonstrate the MMC technology using new SiC power electronics devices. During the design stage of this MMC, only 1.7-kV SiC MOSFETs were available. Based on the power/voltage rating requirements and the commercially available SiC power semiconductors during the design stage of the MMC, the 7-level structure was selected for the prototype.
The entire MMC has 36 half-bridge submodules. The converter controller includes a DSP (Texas Instrument  TMSF28377D) an FPGA (Altera Cyclone IV EP4CE115F29C7N).
The MMC system level controls including the current close loop control and low frequency control were implemented in the DSP. The voltage sorting and PWM generation were implemented in the FPGA due to a large number of submodules. Fig. 11 shows the hardware system of the MMC, controller circuit, and submodule circuit. Table V shows the key experimental parameters for the MMC system for verifying the proposed single-submodule open-circuit fault diagnosis using ANN algorithm. The dc bus voltage is 700 V, modulation index is 0.5, and the output fundamental frequency is 800 Hz. Experimental test using the 1-MVA MMC inverter platform were performed to verify the proposed singlesubmodule open-circuit fault diagnosis algorithm. Fig. 12 shows the test results by generating the type I fault for random selected two different submodules. Since the ANN parameter training needs a large number of experimental tests to get different voltage data, the three different types of fault estimation are not accurate yet and it needs more tests and training. Three of the subplots show the submodule #3 open-circuit fault and the rest of the plots show the fault voltage waveform of submodule #4. In Fig. 12 , six submodule capacitor voltages are in colors, solid black line represents the detected the submodule number of which has the open-circuit fault, and the dash line is the estimated fault type of the failure submodule. By the time when the fault is detected, the type of the fault is generated as well.
In the experimental test, the open-circuit fault is generated by disable the PWM signals of the corresponded switching device. In order to protect the drive system, once the fault is detected, the PWM signals of that device will be enabled again. Hence, the capacitor voltages become balanced once the fault is detected and recognized. The detection time of the submodule open-circuit is around 0.5 seconds since the sampling rate of the fault detection is 50 Hz. The purpose of the test in this paper is to verify the open-circuit fault diagnosis algorithm. For the future work, the sampling rate of the fault analysis system will be increased to reduce the detection time. 
